

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/821,932	04/12/2004	Masao Murade	119271	2127
25944 7590 12/27/2007 OLIFF & BERRIDGE, PLC P.O. BOX 320850			EXAMINER	
			MA, CALVIN	
ALEXANDRIA	ALEXANDRIA, VA 22320-4850		ART UNIT	PAPER NUMBER
			2629	
		•	MAIL DATE	DELIVERY MODE
			12/27/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

•						
		Application No.	Applicant(s)			
		10/821,932	MURADE, MASAO			
	Office Action Summary	Examiner	Art Unit			
		Calvin Ma	2629			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
WHIC - Exter after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DATES OF THE MAILING DATES OF THE MAILING DATES OF THE PROPERTY OF THE MAILING DATES OF THE MAILING O	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be timulated and will expire SIX (6) MONTHS from a cause the application to become AB ANDONE.	V. lely filed the mailing date of this communication. D (35 U.S.C. § 133).			
Status						
1)⊠	Responsive to communication(s) filed on <u>03 O</u>					
, —	This action is FINAL. 2b) ☐ This action is non-final.					
3)	· · · · · · · · · · · · · · · · · · ·					
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposit	ion of Claims					
5)□ 6)⊠ 7)□	Claim(s) <u>1-12</u> is/are pending in the application. 4a) Of the above claim(s) is/are withdraw Claim(s) is/are allowed. Claim(s) <u>1-12</u> is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/o	vn from consideration.				
Applicat	ion Papers					
10)⊠	The specification is objected to by the Examine The drawing(s) filed on <u>12 April 2004</u> is/are: a) Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Ex	☑ accepted or b) ☐ objected to drawing(s) be held in abeyance. Section is required if the drawing(s) is object.	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).			
Priority (under 35 U.S.C. § 119					
12) ⊠ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) ☑ All b) ☐ Some * c) ☐ None of: 1. ☑ Certified copies of the priority documents have been received. 2. ☐ Certified copies of the priority documents have been received in Application No 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.						
2) Notice 3) Infor	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO/SB/08) er No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal F 6) Other:	ate			

Art Unit: 2629

DETAILED ACTION

Response to Amendment

1. The amendment filed on 10/3/2007 has been entered and considered.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1-7, 9 and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kurashina in view of Hirabayashi (US Patent: 6,577,371).

As to claim 1, Kurashina discloses an electro-optical device (see Fig. 1) comprising:

a substrate (i.e. TFT array substrate 10) (see Fig. 3, Col. 15, Line 8);
data lines (6a) formed above the substrate (10) and extending in a
predetermined direction (i.e. the data line are arrangement orthogonally and
there for has a predetermined vertically aligned direction) (see Fig. 6) and
scanning lines (3a) formed above the substrate (10) and extending in a direction
(i.e. being perpendicular to the data line) (see Fig. 6) intersecting the data lines

Art Unit: 2629

(i.e. the data lines 6a and scanning lines 3a are clearly intersecting and above the substrate 10) (see Fig. 6, Fig. 7, Col. 19, Lines 63-67, Col. 20, Lines 1-23);

switching elements (i.e. switching TFT 30) to which scanning signals (G1,G2,..Gn) are supplied from the scanning lines (3a) (see Fig. 6-10, Col. 19, Lines 25-36);

pixel electrodes (9a) to which image signals(S1, S2, .. Sn) are supplied from the data lines (6a) via the switching elements (30) (i.e. the TFT clearly is connected to the data line and the pixel electrode) (see Fig. 7, Col. 19, Lines 16-29);

an image display region (i.e. the actual displaying area of the display with respect to the substrate) defined as a region of the substrate (10) in which the pixel electrodes (9a) and the switching elements (30) are formed (i.e. the image display area is where the TFT 30 and the pixel electrode 9a reside) (see Fig. 7, Col. 19, Lines 50-53);

a peripheral region (i.e. area surrounding the display area) defining the periphery of the image display region (area of 9a and 30) (see Fig 7, Col. 19, Lines 50-53).

storage capacitors (70) provided above the image display region to retain potentials of the pixel electrodes (9a) for a predetermined period of time (i.e. since the storage capacitor 70 overlaps the pixel electrode 9a it is in the image display region) (see Fig. 7, Col. 20, Lines 1-23);

and a capacitor wire (i.e. capacitive line,11a) which supplies a predetermined potential to capacitor electrodes forming the storage capacitors

Art Unit: 2629

(70) (see Fig. 7, Col. 19, Lines 50-63) and which is formed as the same film as that for electrodes forming the exterior circuit connection terminals (i.e. since the entire transistor for the TFT LCD system is called a thin-film transistor the capacitor electrode and the external circuit connection must be formed on the same thin-film material for the over display) (see Fig. 1, Col. 1, Lines 37-40).

Kurashina does not explicitly teach a driver disposed in the peripheral region; exterior circuit connection terminals provided in the peripheral region at a position between the driver and a peripheral edge of the substrate. Hirabayashi teaches a driver (i.e. 21 data lines driver) disposed in the peripheral region (i.e. the data line driver is situated on the substrate and is in the peripheral region surrounding the display area) (see Fig. 1, Col. 12, Lines 1-39);

exterior circuit connection terminals (i.e. 26 data pads that will allow data to be inputted from outside the circuit) provided in the peripheral region at a position between the driver (21) and a peripheral edge (i.e. the edge of the LCD substrate) of the substrate (i.e. clearly the data pad 26 are situated between the data driver 21 and the edge of the substrate) (see Fig. 1, Col. 12, Lines 1-39).

Hirabayashi also teaches and a capacitor wire (i.e. capacitive line,11a) which supplies a predetermined potential to capacitor electrodes forming the storage capacitors (i.e. 7a, 10 wire of the C retention capacitor) and which is formed as the same film as that for electrodes forming the exterior circuit connection terminals (i.e. the data pad electrode 26a) (see Fig. 22, Col. 3, Line 62 – Col. 4, Line 19).

Art Unit: 2629

Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to have added the external data driver, and the same layer data pad capacitor electrode design to the overall substrate design of Kurashina in order to improve the interlayer insulation (see Hirabayashi, Col. 6, Lines 1-11).

As to claim 2, Kurashina teaches the electro-optical device according to claim 1, the capacitor wire (11a) formed on the data lines (6a) with a first interlayer insulating film (12) interposed therebetween (see Fig. 7, Col. 19, Lines 50-63).

As to claim 3, Kurashina teaches the electro-optical device according to claim 1, the capacitor wire (11a) formed in a layer located immediately under a layer including the pixel electrodes (9a) (i.e. the capacitor wire 11 is clearly formed under the pixel electrode 9a) (see Fig. 7, Col. 19, Lines 50-63).

As to claim 4, Kurashina teaches the electro-optical device according to claim 1, the capacitor electrodes (70-3) provided below the data lines (6a) with a second interlayer insulating film (312) interposed there between (i.e. the capacitor electrode (i.e. part of the capacitor 70-3 is clearly formed under the pixel electrode 6a with insulating film 311 in between) (see Fig. 7, Col. 19, Lines 63-67, Col. 20, Lines 1-23).

Art Unit: 2629

As to claim 5, Kurashina teaches the electro-optical device according to claim 1, further comprising: a scanning line drive circuit (104), a potential supplied to the capacitor wire (11a) including a potential supplied to the scanning line drive circuit (i.e. it is inherent that since the scanning line is directly connected to the capacitor wire 11a that the potential supplied are from the scanning line drive circuit (104) (see Fig. 7, Fig. 42, Col. 37, Lines 41-55).

As to claim 6, Kurashina teaches the electro-optical device according to claim 1, further comprising: a counter substrate (20) and a counter electrode (21) provided above the counter substrate (20) (see Fig. 3, Col. 15, Lines 21-25);

a potential supplied to the capacitor wire including a potential supplied to the counter electrode (it is inherent that in order to form a working LCD cell shown in Fig. 42, the two electrodes that exist on the two substrates forming the cell uses the same power inputted from the external electrode (102) as the capacitor line 11a in Fig. 7, which describe one possible lay out of the LCD cell design) (see Fig. 7, Fig. 41, Fig. 42, Col. 15, Lines 6-26, Col.37, Lines 41-67).

As to claim 7, Kurashina teaches the electro-optical device according to claim 1, the capacitor wire including a shading material (11a light shielding film)

Art Unit: 2629

6)

(i.e. the first light shielding film 11a also serving as capacitive line) (see Fig. 7, Col. 19, Lines 50-53).

As to claim 9, Kurashina teaches the electro-optical device according to claim 1, the capacitor wire having a lattice pattern in the image display region when viewed in plan (i.e. the capacitor wire 11a in the clearly has a regular repeating grid pattern that resemble a lattice) (see Fig. 23, Col. 28, Lines 23-36).

Claim 12 is rejected on the same ground as claim 1, since the same limitation is cited.

1. Claim 8 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kurashina in view of Hirabayashi as applied to claim 1 above, and further in view of Kim (U.S.P.G. Pub 2006/0102903).

As to claim 8, Kurashina and Hirabayashi teach the electro-optical device according to claim 1 but does not explicitly teach the capacitor wire having a multilayer structure including different materials. Kim teaches the capacitor wire (25) having a multilayer structure including different materials (i.e. the storage electrode line 25 have double-layer or triple layer structure for instance Cr/Al or Al alloy, or Al alloy/Mo may be used) (see Fig. 19, Col. 12, Line 16 - Col. 13, Line

Art Unit: 2629

Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to have modified the capacitor lines of Kurashina with Kim's design with multiple layers with different materials in order to prevent non-uniformity in the display due to difference in parasitic capacitance (see Kim, Col. 1, Lines 50-67).

2. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kurashina in view of Hirabayashi as applied to claim 1 above, and further in view of Matsushima et al. (U.S.P.G. Pub 2003/0202800).

As to claim 10, Kurashina and Hirabayashi teaches the electro-optical device according to claim 9, the capacitor wire formed in the lattice pattern, but does not teach having intersections each having at least one of approximately triangle shaped section at least one of four corners of the intersections.

Matsushima teaches having intersections each having at least one of approximately triangle shaped section (112) (i.e. triangular conductor) at least one of four corners of the intersections. (i.e. by providing a triangular conductor on the inner angular portion thereof and further restrains capacitance from fluctuating between the inner angular portion of the signal wiring conductor) (see Fig. 3, [0052])

Therefore it would be obvious for one skill in the art at the time of the invention to have modified the capacitor wire of Kurashina with the angular

Art Unit: 2629

design of Matsushima in order to restrain capacitance from fluctuation (see [0052], Matsushima).

3. Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kurashina in view of Hirabayashi as applied to claim 1 above, and further in view of Murade (US Patent 6,480,244).

As to claim 11, Kurashina and Hirabayashi teaches the electro-optical device according to claim 1, but does not teach a step-adjusting film under a region corresponding to the exterior circuit connection terminals, the step-adjusting film adjusting the height of the capacitor wire and that of the exterior circuit connection terminals to be approximately equivalent to each other with respect to the surface of the substrate.

Murade, teaches step-adjusting film under a region corresponding to the exterior circuit connection terminals, the step-adjusting film adjusting the height of the capacitor wire and that of the exterior circuit connection terminals to be approximately equivalent to each other with respect to the surface of the substrate (i.e. adjusting the film thickness of the lift-up film to be approximately equal to that of the exterior circuit connection terminals (scanning line) and capacitor line) (see Col. 3, Lines 51-58).

Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to have provided the step adjustment capability of

Art Unit: 2629

Murade's design to the display control circuit layout of Kurashina and Hirabayashi to avoid decreasing in process yield, when pixels are made fine (see Murade, Col. 2, Lines 43-52).

Response to Arguments

- 4. Applicant's arguments with respect to claim 1 have been considered but are most in view of the new ground(s) of rejection.
- 5. In view of amendment, the reference of Hirabayashi has been added for new ground rejection.
- 6. Applicant's arguments filed on 10/03/2007 have been fully considered but they are not persuasive. The applicant argues that in claim 1 the Kurashina reference does not teach an exterior circuit connection terminal provided in the peripheral region along a peripheral side of the substrate. The examiner disagree since the term peripheral region can be constructed as any region that surround a give liquid crystal cell, since the display area on than cell exclude the non-display area surrounding it. Therefore the scan line 3a in Kurashina can be interpreted as external and in the peripheral region of that pixel which is also along the side of the substrate since the scan line 3a is orthogonal and naturally parallel to one of the side of the substrate. Since the applicant amended the claim to include new limitations such as a driver the Hirabayashi reference is

Art Unit: 2629

applied to teach the same exterior circuit connection terminal that is between the driver and the edge of the substrate.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Inquiry

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Calvin Ma whose telephone number is (571)270-1713. The examiner can normally be reached on Monday - Friday 7:30 - 5:00 EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chanh Nguyen can be reached on (571)272-7772. The

Page 12

Application/Control Number: 10/821,932

Art Unit: 2629

fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Calvin Ma December 19, 2007

SUPPLIA COLOR OF THE EXAMINER